Write
262
edits
Line 21: | Line 21: | ||
==Hardware Requirements== | ==Hardware Requirements== | ||
*Network stage: [[:Category: Quantum Memory Network Stage|quantum memory network]][[Category:Quantum Memory Network Stage]] | *Network stage: [[:Category: Quantum Memory Network Stage|quantum memory network]][[Category:Quantum Memory Network Stage]]. | ||
* Relevant parameters to establish one anonymous link: <math>k=1</math> round of quantum communication per node, circuit depth <math>m=1</math>, <math>q=1</math> physical qubits per node. | * Relevant parameters to establish one anonymous link: <math>k=1</math> round of quantum communication per node, circuit depth <math>m=1</math>, <math>q=1</math> physical qubits per node. | ||
* Quantum memories, single-qubit Pauli gates and single-qubit measurements at the end nodes. | * Quantum memories, single-qubit Pauli gates and single-qubit measurements at the end nodes. |